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Abstract- In this work we present an adaptable foveating vision biological eye has exceptionally good optomechanics. This
chip. This chip has no physical foveation; all its pixels are in the enables the eye to be moved round the visual field at high speeds.
same uniform pattern. However with a given input signal it is In contrast, even with modem MEMS technologies, it is
possible to define areas of the chip which act as a fovea, returning challenging to position silicon-based cameras with as many
high spatial resolution. The surrounding peripheral vision acts to degrees of freedom at such high speed and accuracy, in addition
return lower spatial resolution but much higher temporal to being compact. In silicon however, it is possible to
resolution. Our chip is therefore able to achieve full spatial electronically define and reposition the fovea, something difficult
resolution via scanning of the fovea across the visual field. This in biology and not seen in nature. Thus, the authors of this paper
operation is analogous to the functioning of the human eye. In the believe that the best approach to artificial foveation is electronichuman eye however, the limitations of biology enforce a fixed fovea, rather than physical.
while the optomechanics are highly efficient. In our structure, we
acknowledge the limitations of physical optomechanics but use the
advantages of silicon processing to achieve dynamic foveation. This
paper discusses the algorithm, its implementation and simulated
results describing its responses and power consumption.
I. INTRODUCTION
The recent dramatic rise in popularity of digital imaging has
been the result of the quality and cost performance of charge
coupled device (CCD) technology. CCD's have improved to be
very capable for high-end imaging applications; for example in Fig. 1: The effect of foveation on imaging. Shown is: (on the left), imaging
taking high quality colour images at mega-pixel resolutions. with a single large fovea and (on the right), imaging with two foveal regions.
However, Complementary Metal Oxide Semiconductor (CMOS) Adaptable foveation allows for an area to be specified as either a
imagers offer superior integration, power dissipation and system high spatial resolution fovea or high temporal resolution
size at potentially lower cost. The integration of the periphery. The scheme developed in this paper acts not only to
phototransduction elements with image processing, in recent designate a spot which is to act as a fovea, but to be able to
years, has prompted vigorous activity in the development of dynamically adjust the size of that region at will. The broadening
smart CMOS imagers. The neuromorphic vision community has or thinning of the fovea spot is adaptable to imaging
been taking the process a step further by attempting to implement requirements and requires only a simple coordinate in feedback.
algorithms inspired by animal visual systems to develop The basic principle is to group pixels into photoreceptorintelligent vision chips.Thbaiprnilistgrupiesnopooectr
clusters and to take intensity information on an asynchronous
The human eye is capable of detecting more than 8 orders of event timing basis rather than through raster scanning. The
magnitude of light intensity. It can achieve this with frequency photoreceptor clusters can either let all their constituents send out
responses of 25Hz in perceptive vision and up to 150Hz in spatial information or integrate their response into a single
microsaccades. This remarkable specification is rooted in both combined output. A global current spreading network between
the biological capabilities of the rhodopsin photocascade of the photoreceptor clusters can be used to determine which clusters
rods and cones and the way the retina processes information. relative to an initial position get defined as fovea or periphery.
Foveation allows the advantage of trading spatial resolution
for temporal resolution in a limited bandwidth regime. Previous II. SYSTEM ALGORITHM
work [1-5] has concentrated on mimicking biology, developing Our scheme roposes to combine ixels into repeat unitfoveated vision chips by physically definig a foveal region of structures of 3 p p p pincreased resolution at the centreof the CM S i er.The stctueseex3 pixels. The 9 pixels i these unit structures canincreased resolution at the centre Of the CMOS imager. The ac.seteridvda phtrcptr.raasnua
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compound photo-sensor. When combined, the photocurrents are Where Iy is interactive influence from one of the neighbouring
added for better light sensitivity, and the output can be 9 times points in the grid and a is the attenuation factor. For the array to
faster at the cost of 9 times less spatial resolution. In this way be stable at the central point the attenuation factor must be
the unit structures can be defined as foveal (individual sensors) greater than 4.
or peripheral (singular sensors). This scheme is visualized in
Fig. 2 below. These function relationships can be solved using iterative
DDlflZZJD l ....recursion in standard mathematical software. Results of these
LHZ~~~~~~~~~ ~simulations can be seen in Fig.8. For our purposes, we have used
ii ii ii ii - - -3 ;$1 | igan initial attenuation factor of 4 at the fovea, followed by an
LflZDD12g212212 g attenuation factor of 6 between all other connections.
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Fig. 2: The scheme of how the photoreceptor groups can be reconfigured to p ,
operate as either foveal or periphery units.
To achieve the foveal and peripheral definition, we use a
current spreading and thresholding technique. Photoreceptor
groups within the array can be addressed using (x,y) coordinates.he
can then beArbiters usedto1=Address differentiate between th
deintdfvat hutetperiphery.Gieththefvas
.............Fig. 4: System architecture of the adaptable foveating vision chip. Sub-
/0 ~~~~~~~~~~blocksillustrated include: P=Pixel, R=Row Latches, C=Column Latches,
A=Arbiters and 0/1=Address Encoders or Decoders.
t 1/1/N \l N X III. CIRCUIT IMPLEMENTATION
t1/a I \ tJ N } A. Top level System Architecture
The address system for our chip is similar to that of previous
X~y % [6-7] asynchronous Address Event Representation (AER) type
imaging chips. When a pixel signals an event, a competition is
relayed to the row and column arbitration trees; selecting a single
row and column (in case of collision) that latches a single x and y
Fig. 3: Foveal current spreading technique. plane header set, outputting the pulse x and y coordinates to the
AER bus. This scheme is illustrated (architecturally) in Fig. 4.
Mathematically, the foveal decay current can be described in The main functional difference in this architecture from those
terms of a recursive spreading function, where each previous is that here several address events are inhibited from
component's feed-forward influence from its preceding signalling. This occurs when pixel groups act as peripheral
neighbour is: pixels, sending their information as a single address event instead
I'++- I+ )+ (n + 1) of using 9 distinct address events.
+x+y (2n+l) _x+y (2n+l)
n=O a n=O a B. Foveation Control Circuit
+ n+_(n+1) + I (2n+ 1) The foveal control circuit, as previously explained, sources a+XYY (2n+l) _XYY (n+l)
n=O a n=O a current to a specific location spreading through a network of
The authors wish to acknowledge the Basic Technology grant (UKRC
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interconnecting pixel groups. The circuit used to achieve this photocurrent and thus the light intensity. The inhibiting NOR
functionality is illustrated in Fig. 5. gate serves to disconnect the AER handshake to inactive spike
I T T T generators in pixel groups defined as periphery.
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Fig. 5: The implementation of the current spreading network determining
the foveation state. Fig. 6: The spiking photoreceptor circuit (shaded area illustrating the
current-mode feedback 1101).
In this scheme, vfov is used to set the seeding foveal current,
defining the initial current level and therefore defining the fovea D. Layout
shape. The xfov and yfov inputs provide the row and column The surface fill factor is very important to the utility of this
coordinates that act to select the foveal centroid. The foveal structure. We wish to achieve foveation in order to add utility,
current is subsequently attenuated by a factor of 2 and distributed but not at the expense of scalability, for example to a mega-pixel
to each of the neighbouring pixels via simple mirror Q7Q10. resolution. To provide a proof of principle, a 27x48 pixel (9x16
Furthermore, the received currents from adjacent cells also act to photoreceptor cluster) array has been designed and submitted for
influence a cells effective foveal current contribution through the fabrication in a standard 0.25ptm CMOS process. The
received i sum which is attenuated by a factor of 6. For pixel tessellating pixel-group layout is shown in Fig. 7 below.
groups situated away from the specified foveal centre, this
influence provides the only source of current, as the initial foveal
current is supplied to only a single pixel group. This effective
current is then thresholded using a simple current comparator;
implemented using an opposing CMOS pair Qi 1-Q 12. This
operates on the principle that the effective foveal current will be
sunk from a current source Qll, set by v thres, acting to drive
either Qi 1.or Q12 into its ohmic region. This will therefore result
in a voltage swing at node v_out, providing the foveal control
signal.
This circuit is akin to previous pseudo-resistive networks [8-9]
except that it is in current mode and has some advantages for this
structure. Reducing the mismatch on this circuit is not critical as
the specific shape of the fovea is not significant. The overhead
this circuit therefore places on the fill factor is subsequently not
great.
C. Photoreceptor Circuit
The photoreceptor scheme adopted uses the current-feedback
technique proposed by Culurciello et al. [10]. This is illustrated
below in Fig. 6. Each pixel has its own spiking circuit, however
when the photoreceptor group is acting as a peripheral unit, all 9
photocurrents are switched into the central spiking circuit and the
remainits are*,i*c* * in ibi, te Brieyn, t phtcurrent Fig. 7: The 3x3 pixel-group layout implemented in a 0.25 tm CMOS process.remaining spiking circuits are inhibited. Briefly, the photocurrent The implemented surface fill factor of the photodiodes was 22.4%, but this
acts to discharge the capacitor, causing vphoto to fall, and is without major optimization. Fll factors of 30% or higher should be
thresholded by the Q6-Q7 inverter providing current feedback to possible within the same overall cell size
provide positive feedback to increase speed and reduce power at
the crossover point. Once a spike is induced, it dissociates the Each individual photoreceptor within the 3x3 pixel-group has a
current path by switches Q2-Q3. The photoreceptor is reset by dimension of 25x25 microns, including the foveation overhead.
the AER acknowledge after off-chip transmission of the previous This compares favourably with commercial imaging array
event. The spiking rate is therefore directly correlated to the
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dimensions, allowing for implementation of a mega-pixel We are presently looking at software algorithms to fully utilize
resolution at 25x25mm. our foveated system. We hope to devise intelligent feedback
mechanisms to develop saccadic random walk type image
IV. SYSTEM SIMULATIONS construction. In addition our design allows the intriguing
The foveal current spreading technique has been simulated possibility of multiple foveation points. This could create "Alien
for the 27x48 pixel array that has been sent for fabrication and Vision" opportunities that might be able to surpass the
also for a 320x200 pixel array. The simulation algorithm used a capabilities of the human retina.
recursive iteration function to simulate both the forward and
backward propagation of the foveal current. Results are Technology UMC 0.25,um CMOS
illustrated in Fig. 8 below. Diesize 2x1.5mm
Foveation A Threshold Pixel array 48x27Curren;t FovCureat Pixel size 25,tmx25,tm
Foveation (pixel group) array 16x9
Threshold Photodiode topology deep n-well/p-substrate
Surface fill factor 22.40o
Spiking overhead 44.90
Foveation & routing overhead 32.700
Address-event bandwidth 2x i events per second
12
~~~~~~~~~~~~~Energyper spike <lpj
axspie -ai ie -x ie -xpxl Foveation power overhead <10% system consumption
Fig. 8: The spreading function of the foveal current. Left, the spread for the High spatial region 8-bit @140Hz
27x48 chip sent for fabrication, right, the spread for a 320x200 array High dynamic-range region 12-bit @ 5Hz
For the 27x48 pixel array the propagation forms a readily Table 1: Target design specifications for the adaptable foveating chip.
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